

# CS 315-02 Lab RISC-V Machine Code

Lab 03 Tue Oct 3

Project 04 Tue Oct 10

IG Wed Oct 11

Midterm Thu Oct 12


Machine Code → Binary form of  
Assembly Language

① RISC-V Emulator in C Lab 03 / Project 04

② Dynamic Analysis Project 04

③ Cache Simulation Project 04

```
uint32_t iw;  
uint32_t *pc;
```



add a0, a0, a1

0x00B50533

0000 0000 1011 0101 0000 0101 0011 0011  
mask  
0000 . . . . . 0000 0111 1111  
-----  
0000 . . . . . 0000 0111 0011

zeros

opcode = 51  
funct3 = 0  
funct7 = 0

rd = 10  
rs1 = 10  
rs2 = 11

Emulation

uint64\_t regs [32];